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I. INTRODUCTION
Although growing-up in application for several decades, electric power conversion technologies are not still as mature as needed to define production standards. This applies particularly in P W M power applications, where electronic power modules are close to be standard products.
In the field, the integration of digital control theory and technology is far from, in spite of two decades of acknowledged efforts toward standard DSP solutions.
This can be easily explained at least for medium to high power converters, where any small control improvement takes impact on the power converter cost and performance, considering as a whole power modules and filtering reactive components. As ever known, sampled digital controls cannot compare with continuous or analog control in the PWM environment.
Nowadays, thanks to novel gate-array integration levels and cost, a renewed interest is devoted to FPGAs for full integration of all control functions [1,2]. At the same time, FPGA technology is quite mature for power conversion applications, being adopted from more than one decade for the integration of glue logic and auxiliary functions.
A comparative analysis between DSP and FPGA-based control capabilities is here proposed for PWM applications, pointing-out if and how FPGAs can reach novel theoretical digital control limits for dynamic performances and rejection to peculiar PWM errors [3,4,6].
A reference control structure is adopted searching for maximum closed-Imp gain values, wanted for the lowest parameter sensitivity. DSP control drawbacks in PWM converters and possible breakthrough of FPGA-based solutions are discussed. At last, the dead-beat control concept could be adopted giving comparative evidence to the intrinsic dynamic control properties.
n, REFERENCE PwM CONVERSION SYSTEM hoper references for both physical system and control structure are defined to compare the properties of really different control techniques. This is strictly needed for closed-loop digital control of PWM power converters, due to mutual interactions between UOs time-sampling properties and PWM ripple effects. The current loop of Voltage-Supplied converters is here strictly considered, since any other or outer control task is much more free from those interactions.
ILA. PWM systems and parasitic effects.
State-of-the-art controlled systems are composed by current controlled Voltage-Supplied PWM power converters. A general power conversion structure is depicted in Fig. I , indicating possible circuit models €or both input voltage source and load. Each VS power conversion structure shows peculiar P W M voltage harmonic content, which is also variable with its operating duty cycle or modulation index.
Above the modulation frequency, the related current ripple content is depending on the load impedance. Unfortunately, the load model is hardly complex, due to different parasitic resonances and current modes.
This particularly applies in practical loads, like electric motors, where their inductance would be considered g o d enough for power compatibility.
This key-point must be accurately taken into account whenever current feedback time-samples are controlled.
At first, an ideal PWM system would be considered for reference. Then, any other PWM effect must be evaluated for possible rejection of unwanted related control errors.
I1.B. Reference ideal PWM converter.
The simplest PWM system, reported in Fig. 2 , can be considered as the reference one for comparative evaluation of digital control techniques.
As known, the single-leg structure generates on ideal inductive load a well-defined PWM current ripple content, the reference one for sampled control loops. This is a triangular waveform since both the input voltage Vc and the load e.m.f. EL can be assumed as constants or independent variables during some switching periods at given operating conditions. Ii. C. Reference control structure and concepts.
A reference control scheme is proposed in Fig. 3 according to suitable PWM properties and control concepts.
The chosen current loop regulator is a simple PI. No derivative term should be applied to feedback quantities in such a "noisy" PWM environment that is affected by load resonances. Derivative terms could apply only on reference quantities (the current f in the scheme). According to the proposed structure, dynamic terms may complete the fedforward voltage load estimation or can realise the dead-beat control concept.
The proposed scheme is representing the basic concepts suitable to achieve the best performances on dynamics and reduced sensitivity to parameter errors: -maximise the proportional gain to reduce the effects of both additive and parametric uncertainties;
-adopt accurate feed-forward compensation for additive disturbance and dynamic term estimation;
-limit integrative term span to what strictly needed to cover feed-forward estimation error, thus limiting any possible wind-up and other large signal effect. Actually, to accomplish with regulation targets DSPs or microcontroller devices are commonly used to control PWM power converters. This digital environment is inherent with the adoption of feedback time-sampling strategies.
As well known, in a ideal case as that reported in Fig. 2 , the feedback current samples must be kept only and exactly at the triangular PWM carrier vertexes instants: there the P W current ripple is zerc-crossing so the samples equal the wanted mean value of current.
Unfortunately, also the reference modulation index (the input of the PWM comparator) must be refreshed at the same instants, avoiding duty errors or unwanted commutations. This is why the control loop delay cannot be lower than one-half the P W M p a i d , as the time difference between two consecutive PWM carrier vertexes.
Rg. 4 Dynamic pmpxties and drawbacks in a PW' M current loop.
In addition, with reference to the block scheme in Fig. 4 , other power conversion drawbacks may arise: the transfer signal delays and the switch commutation times imply a resultant time delay between the PWM commands and the actual switch commutations; different turn-off and turn-on delays are foreseen and variable with transistor temperature; practical dead-times in inverter legs add time-delay dependence on the sign of output current; theZLimpedance is not purely inductive, resulting in a PWM current ripple zerecrossing error; more important, the stray resonances of & (and cables) may be excited by PWM modulation harmonics, varying with duty and dramatically increasing sampling errors and their uncertainty with respect to expected mean current value. As a requirement of all, a low-pass filter is applied in practice on the AID current signal input, trying to reduce the related sampling errors. As a result, a further control-loop phase margin is lost.
Sketched in Fig. 5 , all single current samples are kept by some delay (y) with respect to PWM carrier vertexes, searching for the instant where the filtered PWM current ripple actually crosses zero. This is the result of all time-delays, those from PWM commands to transistor switchings and those equivalently related to AID input filter. However it is very difficult to set the correct sample instant, dependently also on the current sign in inverter modules.
M.B. Overview of sampled control techniques.
The sketch reported in Fig. 5 With reference to the block scheme in Fig. 4 In order to improve the measurement accuracy, that is reducing the sensitivity to PWM ripple and noise, it is possible to better evaluate the current mean value by averaging two consecutive current samples.
With reference to Fig. 5 sketch, the samples acquired on the instants 4, and ia.ln are averaged to refresh the modulation index !Ik at the time tk. The total A/D input to S/H refresh time-delay can be equivalently associated to an ideal feedback sample kept at the instant rk.,,+ The "freshest" reference value is related to the last of the two feedback samples.
3rd Case (DSPZ): 2 averaged samples -2 refreshes / P WM period.
The closed-loop bandwidth can be increased by doubling the algorithm execution rate, holding the PWM error rejection as in Znd case. The modulation index is refreshed twice, that is on both positive and negative carrier peaks:
4'h Case: 2 samples ~ 2 refreshes / PWMperiod. From theoretical p i n t of View, the best dynamic performances are reached by double index retieshment and not averaged sampled feedback. This is analytically expressed by the following equations:
C. Comparison of sampled conirol techniques.
The four cases defined above are easily compared in terms of time-delays, as reported in Table 2 . On the opposite, their sensitivity to PWM ripple and noise can be only qualitatively defined.
TABLE I COMPARATNE SUMMARY OF DSPS' PERFORMANCES
The fourth case is somewhat the peculiar one, since it is hardly affected by particular limit cycle at fundamental PWM frequency. This limit cycle arises due to the P W M ripple sensitivity amplified by high loop-gain values, since at the limit cycle operation the zero-crossing instants of the PWM current ripple are counter-displaced to each other in two adjacent halves of the PWM period.
In Fig. 6 the steady-state behaviour of the modulation index is reported for the 3"1 and 4'h cases, showing for the latter the limit cycle superimposed to controlled mean value. The dramaticai effect of averaged feedback samples in the 3' case avoids any limit cycle sensitivity. For the same cases, their rejection to digital white noise superimposed to input AID signal is reported in Fig. 7 . The averaging properties are pointed-out also in this test, indicating that a "quieter" closed-loop behaviour is achieved in noisy environment.
pig. 7 Rejmtion lo white noise in the m e case5 reported in Fig. 6 . 
w. TOP-PERFORMANCE DlGlTAL FPGA-BASED PWM CONTROL LOOP

IVA. Breakthrough concept: ideal P W f i l t e r .
In a DSP-based PWM control loop, the minimum delay between the last sampling instant and the next index refresh is T&?, even if the computation time could be lower than.
This constraint can be overcame by the adoption of an alternative current measurement technique, where the sampling instants can be freely positioned with respect to the PWM carrier vertexes. On the other hand, a really free samples positioning must be realised without increasing the sensitivity to PWM errors.
The only way is to measure directly the mean value of the current feedback, which in turn provides the ideal rejection to any possible PWM effect.
This i s the ideal P W filter, whose continuous output, that is the mean value-time variable of the current, can be defined by (7): (7) IVB. Analysis of the ideal PWMfilter.
The Laplace transfer function of the ideal PWM filter in (7) is formulated as follows:
The Bode diagrams ofthis ideal PWM filter are shown in Fig. 8 . This transfer function equals that of the zereorder-hold. where the maintenance time equals the PWM ripple period. The digital implementation of the ideal PWM filter requires an over-sampling strategy in order to realise a discrete calculus of (7): a sufficient number of samples must be chosen depending on the required accuracy. Similarly to the previous description, it's possible to define a new discrete averaging operator, whose L-transform is reported in (1 1):
In Fig. IO the Bode diagrams of AVG, are reported for m=8. It can be noted the unitary magnitude and the zero phase delay fmfr=S, this is why the filtering action is null at all the frequencies multiple of f l . This fact highlights the correlation between a proper m choice and the maximum peak ripple value. As an example, for the reference structure in Fig. 2 The discrete PWM ripple implementation can be completed by adopting an analog filter applied to the current signal. Several criteria can be adopted, dependently on control performance or on high kequency rejection
requirements. An example is reported in Fig. 11 , where AVG8 is compensated by a triple-pole filter, properly chosen in order to set 180" phase delay atjT=I:
Thanks to this improvement, the discrete PWM filter A VGg,/jl,prcZd is practically equal to the ideal one up top=#. The different dynamic performances can be experienced in terms of closed-loop reference step responses. At first a maximum gain criterion is applied to the proportional gain.
Then the dead-beat control is realised giving perfect evidence to the different dynamic properties.
Both the current and the PWM index waveforms are reported in Fig. 12 showing the step response: Kp is set in each case to hold the closed-loop damping factor (45" at cross-over fiequency); no integrative regulation is here adopted (AV,,,d). As a consequence of the total loop delay, the case DSPl have the slowest response; on the opposite, the FPGA2 one is characterised by the best control performance. For the same reason, since the loop delays of the DSPZ and the FFGA1 cases are equal, their responses are very close to each other.
A dead-beat control concept is applied, according to Fig.  3 control structure, to the control loops reported in Fig 12. The resulting responses are reported in Fig. 13 , pointing out the different position and width of the single time slot theoretically needed to get the target. 
VI. CONCLUSIONS
A comparison between DSP and FFGA-based control capabilities in PWM power converters has been carried out.
The digital control sensitivity to sampling and control non-idealities has been discussed. The possible over-sampling strategies have been proposed improving PWM ripple and high frequency rejection.
A comparative dynamic performance analysis has been presented in terms of total closed-loop time delay.
The proposed concepts have been applied showing the dynamic response capabilities and pointing out the respective properties in dead-beat control.
It has k e n demonstrated how FF'GA-based digital control properties are tetter than DSP ones for any comparative term.
